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Abstract: The extensive use of electric vehicles (EVs) can reduce concerns about climate change
and fossil fuel shortages. One of the main obstacles to accepting EVs is the limitation of charging
stations, which consists of high-charge batteries and high-energy charging infrastructure. A new
transformer-less topology for boost dc-dc converters with higher power density and lower switch
stress is proposed in this paper, which may be a suitable candidate for high-power fast-charging
battery chargers of EVs. Throughout this paper, two operating modes of the proposed converter,
continuous current mode (CCM) and discontinuous current mode (DCM), are analyzed in detail.
Additionally, critical inductances and design considerations for the proposed converter are calculated.
Finally, real-time verifications based on hardware-in-loop (HiL) simulation are carried out to assess
the correctness of the proposed theoretical concepts.
Keywords: electric vehicle; battery charger; dc-dc converter; boost converter; off-board charger
1. Introduction
Environmental considerations, the problem of air pollution, the reduction of fossil
energy levels, and their cost are the most critical concerns facing governments [1,2]. The
use of EVs can solve some of these problems. In some cases, these vehicles can inject
electricity into the grid (vehicle-to-grid (V2G) technology) and thus play an essential role
in decommissioning [3]. Battery chargers, the cable between vehicle and charger, feeder,
material type and cost, connector, transformer, condition of the ground surface, and peak
voltage control are among the challenges facing EVs [4,5]. Electric car battery charging
systems can be divided into two groups: on-board and off-board [6]. On-board systems,
which are themselves subdivided into subcategories of AC level 1 and AC level 2, are
installed on electric cars. The ability to connect to the distribution power system directly, no
need to build a charging station, and its cost are the advantages of this category. However,
the need to install a battery charging system in each car, increasing the cost of the car
production, low power, and duration time of battery charging are the disadvantages of
this type of charging system. Charging of EVs in off-board systems is carried out by
charging stations [7]. In other words, the equipment related to the charging section of
EVs, except for the battery, is only at the charging station. Therefore, the cost of producing
electric cars is reduced compared to on-board ones. On the other hand, the power density
and efficiency are improved compared to on-board systems, and the charging time is
significantly reduced. This type of electric vehicle charging system, also known as DC fast
charger (level 3), is classified into two types: ac-connected and dc-connected [8]. In ac-
connected systems, power is supplied from the grid by a transformer, and other equipment
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is transferred to ac-bus by an ac/dc converter and a dc/dc converter for each output port.
Ac-connected systems are categorized into two categories: extreme fast charging stations
and grid-facing ac/dc converters. Dc-connected systems provide the required energy of
dc-bus by a transformer and an ac/dc converter. In these systems, dc/dc converters offer
the possibility of connecting EVs. In both systems, energy storage systems and renewable
energy sources may be used in some applications. In general, dc-connected systems have
high efficiency, simple control, and fewer conversion steps compared to ac-connected ones
while ac-connected systems have more straightforward protection and more standard
measuring equipment. Dc-connected systems are installed in two types: isolated and
non-isolated. If the isolation of the charging system is provided by the transformers before
the ac/dc converter, it can use non-isolated converters. Although the bidirectional non-
isolated boost converters have higher efficiency and easier control systems than most
unidirectional non-isolated converters, the simple structure in unidirectional converters
has driven research. For EV charging applications, depending on the battery voltage, a
unidirectional boost converter can be a suitable and straightforward choice. The power
of this type of converter is limited via the current passing through the switches and the
inductor size for low current ripple. Various techniques have been introduced to increase
the capability of this type of converter.
One of the essential techniques for this type of converter is the switched-capacitor
(SC) technique [9,10]. In the SC technique, adequate voltage gains, high density, and higher
efficiency are provided for this technique. However, the stresses among the semiconduc-
tors have limited its use. The interleaving technique is also one of the other techniques
introduced. In this technique, several converters can be located in series-parallel to each
other to provide more suitable conditions on the output side [11,12]. In [11], an interleaved
boost dc-dc converter with three-phase legs is introduced. Simple structure, convenient
performance, and high power density are its advantages. In [13], the proposed converter
in [11] was extended to six phase legs. In [14], a three-phase interleaved boost converter
under discontinuous current mode (DCM) has been designed while its small inductor size
causes the ability to change the direction of the inductor current and provides zero-voltage
switching conditions. In [15], an interleaved boost converter in DCM utilized partial
power concepts, and low voltage rates for switches and reduced losses are introduced. The
drawback of this structure is the need for a lot of hardware equipment and inner dc-bus
balancing. The voltage-lift technique is another popular method for non-isolated boost
converters [16,17]. In this technique, the voltage is increased step by step, using the energy
storage feature in the inductor and capacitor. Losses of semiconductor elements are the
most critical drawback of this technique.
In this paper, a new topology for a non-isolated boost dc-dc converter is proposed for
the EV charger. First, the topology of the proposed converter is analyzed in detail. Next,
the critical inductances are calculated to determine its operating condition, especially for
designing for DCM operating as in [15]. Then, the designing considerations are carried
out for choosing better switches, and a comparison between some literature is presented.
Real-time examinations are presented to verify the theoretical concepts. Finally, some
concluding remarks are given.
2. The Proposed Converter Topology Analysis
The proposed converter topology is shown in Figure 1. As observed from this figure,
the proposed structure consists of two power electronic switches, two inductors, three
capacitors, and three diodes. The switching of the proposed topology is carried out by the
PWM technique, where their turning on/off switches are complementary. High voltage
gain and high-frequency transformer-less are the proposed topology’s advantages, whereas
its hard switching condition are the main drawback. The proposed converter voltage gain
is carried out using the energy storage (inductors and capacitors) element feature. To
simplify the analysis, it is assumed that: (a) the converter is in steady state, so the output
voltage Vo is constant, (b) the capacitors are large enough and therefore their voltage in each
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switching period remains unchanged, (c) all switches and diodes are ideal, (d) equivalent
series resistance(ESR) ESR is neglected, and (e) the isolation of the system is carried out
before the converter. In the following, equations of the current and voltage of each element


















Figure 1. The proposed topology for the boost dc-dc converter.
2.1. Analysis of the Proposed Converter in CCM
In the time interval of Ton, the switch of S1 is turned on and the switch of S2 is turned
off. Then, the inductor L1 is connected to the input voltage source (Vi) and its through
pass current is increased to its maximum value (ILP1) from its minimum value (ILV1).
During this time interval, the diode of D2 is reversely biased and the diodes D1 and Do
are forward biased. In this time interval, the stored energy of the inductor L2 is decreased
to its minimum value (ILV2) from its maximum value (ILP2). The equivalent circuit of the



















































Figure 2. The equivalent circuit of the proposed topology in CCM; (a) at Ton, (b) at To f f .
This time interval of To f f begins when the switch of S1 is turned off and the switch of
S2 is turned on. In this situation, the diodes of D2 and Do are turned on and the diode of D1
is turned off. So, the inductor L2 is connected to Vi; therefore, its stored energy is increased.
Additionally, the stored energy of the capacitor Co is increased, then it is charged. The
equivalent circuit of the proposed topology is shown in Figure 2b. Some key waveforms of
the proposed topology in CCM are illustrated in Figure 3a.













































Figure 3. Some key waveforms of the proposed topology; (a) at CCM, (b) at DCM.
Here, some critical relations of the proposed converter are illustrated. The first index
shows the component number and second part is used for time intervals, whereas 1 and
2 show Ton and To f f in CCM, respectively, and 1, 2, 3, and 4 show (t0, t1), (t1, t2), (t2, t3),
and (t3, t4) at DCM, respectively.
By applying the Kirchhoff voltage law (KVL) to the circuit of Figure 2a, the following
equation is obtained:




Additionally, the equation below can be determined by Figure 2b:




The equation below is also written for the inductor L2:








By considering T = Ton + To f f and D = Ton/T, the voltage gain of the proposed
converter in CCM can be extracted by substitution (1) and (2) into voltage balance law for












The voltage and current relation of semiconductors and current ripples of inductors
in CCM are shown in Table 1.
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Ton Toff t0−t1 t1−t2 t2−t3 t3−t4
D1 iC1 + Io + iCo VL1 − VC1 iC1 + Io + iCo iC1 + Io + iCo VL1 − VC1 iC1 + Io + iCo
D2 VL2 + VC2 Io + iCo − iC2 VL2 + VC2 Io + iCo − iC2 Io + iCo − iC2 Io + iCo − iC2
Do Io + iCo Io + iCo Vi − Vo Io + iCo Vi − Vo
S1 iL1 + iC1 Vi − VL1 iL1 + iC1 Vi − VL1 Vi









































































2.2. Analysis of the Proposed Converter in DCM
At (t0, t1), the switch S1 is turned on and the switch S2 is turned off. Additionally,
the diodes D1 and Do are on and the diode D2 is off. Then, the inductor L1 is connected to
Vi and its stored energy is increased. Another side, the inductor L2 is the load path, and
its stored energy is decreased. Therefore, the inductor current is reached to the minimum
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Figure 4. The equivalent circuit of the proposed topology in DCM; (a) at (t0, t1), (b) at (t1, t2), (c) at (t2, t3), (d) at (t3, t4).
The time interval of (t1, t2) begins when the diode Do is turned off, whereas the switch
S1 is turned on and the switch S2 is turned off. In this condition, the diode D2 is on. So,
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the discharge current of the capacitor Co provides the load current and its stored energy is
decreased. The equivalent circuit of the proposed topology is shown in Figure 4b.
At (t2, t3), the switch S1 is turned off and the switch S2 is turned on. Additionally, the
diodes D2 and Do are on and the diode D1 is off. Then, the inductor L2 is connected to Vi
and its stored energy is increased. The store energy of the inductor L1 is decreased due
to its location at the load path. Therefore, the current thorough pass L1 is reached to its
minimum value. The equivalent circuit of the proposed topology is shown in Figure 4c.
At (t3, t4), the switch S1 is still turned off and the switch S2 is turned on. Meanwhile,
the diode D2 is on, whereas the diode of Do is turned off and the diode D1 is turned on.
During this time interval, the inductor L2 is connected to Vi and is charged. Additionally,
the load current is provided by the capacitor Co. The equivalent circuit of the proposed
topology is shown in Figure 4d. Figure 3b shows some key waveforms of the proposed
topology in DCM.
By applying KVL on Figure 4a,b, we have:




Additionally, the following equation can be written for the inductor L1:




VL1,4 = 0, (9)
From Figure 4, the equation below also results for the inductor L2:




VL2,2 = 0, (11)




By applying the voltage balance law for the inductor L2 and replacing (7) to (9) into it,
and considering D = (t0, t2)/T as the duty cycle in DCM, the voltage gain of the proposed









Therefore, one obtains that:
D =
√
Vo(2Vi − Vo)L f
RV2i
, (14)
Table 1 shows the voltage and current of the semiconductors and the ripple current of
the inductors in this operating mode briefly.
3. Critical Inductance Calculation
In a dc-dc converter, the CCM and DCM are determined based on the values of the
inductors, and the critical inductance determines the boundary between the CCM and
DCM. If the inductance value of the inductors is greater than the critical inductance value,
the converter will operate in CCM, and if the inductance value of the inductors is less than
the critical inductance value, the converter will operate in DCM.
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DT + ILV1, (15)






iCodt = 0, (16)
The current of the capacitor Co is equal to:
iCo,1 = −Io, (17)
iCo,2 = iL1,2 − Io, (18)





t + ILP1, (19)







(1 − D), (20)







2L f (2 − D)
]
, (21)







2L f (2 − D)
]
, (22)
The critical inductance of L1 can be extracted form (22) as follows:
LC1 =




Assuming L1 = L2, we have:
LC2 = LC1, (24)
4. Design Considerations
The peak current flow switch (PCFS) plays a vital role in designing and selecting the
type of switch, and finally, the converter price, and it can be minimized by proper selection
of the inductor values. Next, the peak current of switches are extracted in CCM and DCM.
4.1. Switches Current in CCM
According to Figure 2a,b, the peak current passing through the switches are equal to:
iSP1 = ILP1 + iC1, (25)
iSP2 = ILP2 + iC2, (26)
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By considering (21) and assuming L1 = L2, it has resulted:






2L f (2 − D)
]
+ iC1, (27)
By considering L1 = LC1 and L2 = LC2 into (27), the maximum peak current of the








2L f (Vo − Vi)
+ iC1, (28)
From the above equation, it can be concluded that the peak current passing through
the switches depends on the values of D, L and R. Additionally, the maximum peak current
of switches can be selected for L1 = LC1 and L2 = LC2.
4.2. Switches Current in DCM
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Figure 5. The relation between the value of the inductances and PCFS.








From the above relation, it can be seen that the minimum PCFSs in DCM also have
an inverse relation with D, R and inductors values and they are obtained by considering
L1 = LC1 and L2 = LC2. The maximum PCFSs are obtained for L1 < LC1 and L2 < LC2.
Figure 5 shows the relative between the peak current of switches and inductors values. It
is obvious that the peak current of switches in DCM is higher than CCM ones.








4.3. Switches Voltage Stress
From Figures 2 and 4, the voltage stress of switched-off can be calculated as follows:
VS1 = Vi − VC1, (32)
VS2 = Vi + VC2 (33)
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5. Efficiency Analysis
Neglecting of the inductors current ripple and the capacitors voltage ripple, the
root-mean-square (RMS) current relations of inductors is given as follows:




Thus, the inductors losses are obtained as follows:
PL1 = rL1 I
2





PL2 = rL2 I
2




















































1 − D, (38)






After neglecting turn off state losses in the diodes and defining Qrr as reverse recovery
energy of diode, the diode losses are as follows:
PD1 = VF ID1,ave + rD I
2
D1 + 0.25QrrVD f , (40)
PD2 = VF ID2,ave + rD I
2
D2 + 0.25QrrVD f , (41)
PDo = VF IDo,ave + rD I
2
Do + 0.25QrrVD f , (42)
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The capacitors losses are obtained as follows:
PC1 = rC1 I
2
C1, (46)
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PC2 = rC2 I
2
C2, (47)
PCo = rCo I
2
Co (48)












































1 − D, (50)
PS1 = rDS−on I
2
S1 + 0.5(tr + t f )IS1,aveVS1 f + 0.5COSSV
2
S1 f + 0.25 f Qrr,BDVS1 + rBD1, I
2
BD1 + VBF1 IBD1,ave, (51)
PS2 = rDS−on I
2
S2 + 0.5(tr + t f )IS2,aveVS2 f + 0.5COSSV
2
S2 f + 0.25 f Qrr,BDVS2 + rBD2, I
2
BD2 + VBF2 IBD2,ave, (52)
Thus, the total loss and efficiency are equal to:






The comparison results of different converters avilable in the literature and the pro-
posed converter are presented in Table 2. As shown in Table 2, the comparison is made in
terms of the number of active and passive elements and the voltage gain in CCM. In terms
of the number of active elements, the proposed converter topology has more switches than
the ones proposed in [16] and [17]. Moreover, the proposed converter has fewer diodes
than the topology in [18–20], and has the same number of diodes as the ones in [9,10,16,17].
Although the number of inductors of the proposed converter is less than [9,17], its number
is equal to [10,16,18–20]. As a result, the size of the proposed converter may be smaller
than the others. In terms of the number of capacitors, the proposed converter has the same
number of capacitors compared to [9,16], and has less than [17,19], and more than [10,18].
Table 2. Comparison between proposed converter and the existing topologies.
Elements/Ref. [9] [10] [16] [18] [19] [20] [17] Proposed
Switch 2 2 1 2 2 2 1 2
Inductor 3 2 2 2 2 2 4 2
Capacitor 3 2 3 2 4 4 6 3


























































Figure 6a,b show the changes in the maximum normalized voltage stress of the switch
and the maximum normalized voltage stress of the diode, respectively. Except for [10],
which has a fixed graph in both analyzes, the values of the maximum normalized voltage
stress of the switch and the maximum normalized voltage stress of the diode change
varied for different amounts of voltage gain (M). From Figure 6a, the maximum normalized
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voltage stress of the switch in the proposed converter is almost equal to [9], while compared
to [10,16,18–20], the value of the maximum normalized voltage stress of the switch is lower.
It is worth noting that the maximum normalized voltage stress of the switch in the proposed
converter is more than [17]. The maximum normalized voltage stress of the diode at lower
yields is better than the converters studied (see Figure 6b). The maximum normalized
voltage stress of the diode in the proposed converter is better than [16,18–20], while the







− − − −


















































Figure 6. The maximum normalized voltage stress for (a) switch and (b) diode.
7. Experimental Results
Assuming that the switches and diodes are ideal and considering the parameters
presented in Table 3, the correctness of the stated theoretical concepts and relations are
examined. Based on the suggested converter topology described in Section 2, a hardware-
in-loop (HiL) simulating setup is configured based on the OPAL-RT real-time simulator as
depicted in Figure 7. Since the HiL is developed in a real-time platform, this simulation is
a more practical validation setup than an off-line MATLAB simulation for the verification
of system responses to unusual events. First, the operating of the proposed converter in
critical condition is carried out. Then, CCM and DCM results are recorded for the proposed
converter. It should be noted that the recorded time period of the results shown is selected
to show the performance of the converter in steady-state.
Table 3. Parameters for the proposed converter topology.
Parameters CCM DCM
Duty cycle D = 50% D′ = 50%
R 100 Ω 100 Ω
L1 = L2 1 mH 70 µH
C1 = C2 47 µF 47 µF
Co 100 µF 100 µF
Vi, 70 V, 33.5 kHz 70 V, 33.5 kHz
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Duty cycle 𝐷 = 50% 𝐷′ = 50%𝑅 100 𝛺 100 𝛺𝐿1 = 𝐿2 1 𝑚𝐻 70 𝜇𝐻𝐶1 = 𝐶2 47 𝜇𝐹 47 𝜇𝐹𝐶𝑜 100 𝜇𝐹 100 𝜇𝐹𝑉𝑖 𝑓 70 𝑉 33.5 𝑘𝐻𝑧 70𝑉 33.5 𝑘𝐻𝑧
 
 =  =
= = =
= = = = ’
 =  = . The switches’ current waveforms are shown in 
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Figure 7. Photograph of the OPAL-RT setup adopted for the HiL verification.
To analyze the performance of the proposed dc-dc boost converter, the operating
mode of the converter must first be determined. According to (23) and Table 3, the value
of critical inductances for L1 and L2 are equal to 256 µH. If L1 = L2 > LC1 = LC2, the
converter will be in CCM; otherwise, it will be in DCM. The operation of the proposed
converter will be in critical mode for L1 L2 LC1 = LC2. The experimental results are
recorded by choosing L1 = L2 = LC1 = LC2 = 256 µH. The switch’s current waveforms
are illustrated in Figure 8a,b. As one can observe from these figures, the maximum peak
current of switches is 15 A. Additionally, the output voltage in this mode is equal to 209 V.






Figure 8. The results in critical mode, (a) S1 current, (b) S2 current, and (c) output voltage.
Figure 9 shows the experimental results in CCM. As shown in Figure 9a,b, the max-
imum peak current of the inductors is 2.7 A; hence, the inductor size can be reduced. It
can be noted that ∆iL1 = ∆iL2 = 1 A. The switches’ current waveforms are shown in
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Figure 9c,d, while their maximum values are 13 A according to (25) to (28). The output
voltage is almost equal to 209 V, reconfirming the theoretical calculation (see Figure 9e).







Figure 9. The results in CCM, (a) L1 current, (b) L2 current, (c) S1 current, (d) S2 current, and (e) output voltage.
Considering the presented parameters in Table 3 into (34) and (52), powder core inductor
(rL1 = rL2 = 0.08 Ω; K = 0.00551; α = 1.23; β = 2.12; Wt f e = 34.6;Bac = 0.0527), electrolytic
capacitor (rC1 = rC2 = 0.015 Ω; rCo = 0.02 Ω), N-channel MOSFET (Type :STW45NM50F;
rDS−on = 0.07 Ω; tr = 28 nS; t f = 25 nS; COSS = 1260 pF; Qrr = 1600 nC;
di/dt = 100 A/µS), diodes (Type :MUR1560;VF,D = 0.8 V; rD = 0.01 Ω) and neglecting
from the third term of the diodes losses relations and fifth and sixth term of switch losses re-
lations yields PL1 = PL2 = 0.72 W, PD1 = PD2 = 6.3 W, PDo = 0.816 W, PC1 = PC2 = 1.6 W,
PCo = 0.01 W and PS1 = PS2 = 6.0543 W. Thus, the calculated efficiency is 93.1%.
The results in DCM are depicted in Figure 10. The inductors’ currents are illustrated
in Figure 10a,b. As shown in these figures, their variation proves the theorical relations and
their maximum values are 14 A. The switch current also reached 17 A (see Figure 10c–e
shows the output voltage value, which is equal to 295 V.







Figure 10. The results in DCM, (a) L1 current, (b) L2 current, (c) S1 current, (d) S2 current, and (e) output voltage.
8. Conclusions
In this paper, a new topology of a non-isolated boost dc-dc converter is proposed
for the off-board EV charger. High voltage gain and high-frequency transformer-less are
the main advantages of the proposed topology. Throughout this paper, the operation
of the proposed converter was analyzed at CCM and DCM in detail. Additionally, the
critical inductance calculations were carried out, and the designing considerations were
extracted for choosing proper switches. Then, the proposed converter was compared with
the existing topologies in the literature. The validity of the correctness of the theoretical
concepts was verified through HiL setup based on the OPAL-RT simulator. As discussed in
Section 2, the output voltage increased to 210 V and 295 V at CCM and DCM, respectively,
by D = 50%, Vi = 70 V and f = 30.5kHz with the calculated efficiency equal to 93.1%.
Additionally, the maximum peak current of switches reached 15 A, 13 A and 17 A at critical
mode, CCM and DCM, respectively. Therefore, the proposed topology can be a suitable
appliance as an EV charger.
Author Contributions: F.M.S., Methodology; M.G., Software; M.S.S., Supervision; M.-H.K.; Valida-
tion. All authors have read and agreed to the published version of the manuscript.
Funding: This research received no external funding.
Designs 2021, 5, 51 15 of 15
Conflicts of Interest: The authors declare no conflict of interest.
References
1. Iyer, V.M.; Gulur, S.; Gohil, G.; Bhattacharya, S. An Approach Towards Extreme Fast Charging Station Power Delivery for Electric
Vehicles with Partial Power Processing. IEEE Trans. Ind. Electron. 2019, 67, 8076–8087. [CrossRef]
2. Ucer, E.; Koyuncu, I.; Kisacikoglu, M.C.; Yavuz, M.; Meintz, A.; Rames, C. Modeling and Analysis of a Fast Charging Station and
Evaluation of Service Quality for Electric Vehicles. IEEE Trans. Transp. Electron. 2019, 5, 215–225. [CrossRef]
3. Rafiei, M.; Boudjadar, J.; Khooban, M.-H. Energy Management of a Zero-Emission Ferry Boat With a Fuel-Cell-Based Hybrid
Energy System: Feasibility Assessment. IEEE Trans. Ind. Electron. 2021, 68, 1739–1748. [CrossRef]
4. Tu, H.; Feng, H.; Srdic, S.; Lukic, S. Extreme Fast Charging of Electric Vehicles: A Technology Overview. IEEE Trans. Transp.
Electron. 2019, 5, 861–878. [CrossRef]
5. Khooban, M.-H. An Optimal Non-Integer Model Predictive Virtual Inertia Control in Inverter-Based Modern AC Power Grids-
Based V2G Technology. IEEE Trans. Energy Convers. 2021, 36, 1336–1346. [CrossRef]
6. Metwly, M.Y.; Abdel-Majeed, M.S.; Abdel-Khalik, A.S.; Hamdy, R.A.; Hamad, M.S.; Ahmed, S. A Review of Integrated On-Board
EV Battery Chargers: Advanced Topologies, Recent Developments and Optimal Selection of FSCW Slot/Pole Combination. IEEE
Access 2020, 8, 85216–85242. [CrossRef]
7. Srdic, S.; Lukic, S. Toward extreme fast charging: Challenges and opportunities in directly connecting to medium-voltage line.
IEEE Electrif. Mag. 2019, 7, 22–31. [CrossRef]
8. Yilmaz, M.; Krein, P.T. Review of battery charger topologies, charging power levels, and infrastructure for plug-in electric and
hybrid vehicles. IEEE Trans. Power Electron. 2013, 28, 2151–2169. [CrossRef]
9. Banaei, M.R.; Sani, S.G. Analysis and implementation of a new sepic-based single-switch buck-boost dc-dc converter with
continuous input current. IEEE Trans. Power Electron. 2018, 33, 10317–10325. [CrossRef]
10. Shahir, F.M.; Babaei, E.; Farsadi, M. Extended topology for boost dc-dc converter. IEEE Trans. Power Electron. 2019, 34, 2375–2384.
[CrossRef]
11. Aggeler, D.; Canales, F.; Zelaya-De La Parra, H.; Coccia, A.; Butcher, N.; Apeldoorn, O. Ultra-Fast Dc-Charge Infrastructures for
Ev-Mobility and Future smart Grids. In Proceedings of the IEEE PES Innovative Smart Grid Technologies Conference Europe
(ISGT Europe), Gothenburg, Sweden, 11–13 October 2010; pp. 1–8.
12. Garcia, O.; Zumel, P.; de Castro, A.; Cobos, A. Automotive dc-dc bidirectional converter made with many interleaved buck stages.
IEEE Trans. Power Electron. 2006, 21, 578–586. [CrossRef]
13. Kang, T.; Kim, C.; Suh, Y.; Park, H.; Kang, B.; Kim, D. A design and control of bi-directional non-isolated dc-dc converter for rapid
electric vehicle charging system. In Proceedings of the Twenty-Seventh Annual IEEE Applied Power Electronics Conference and
Exposition (APEC), Orlando, FL, USA, 5–9 February 2012; pp. 14–21.
14. Zhang, J.; Lai, J.; Kim, R.; Yu, W. High-power density design of a soft-switching high-power bidirectional dc-dc converter. IEEE
Trans. Power Electron. 2007, 22, 1145–1153. [CrossRef]
15. Christen, D.; Jauch, F.; Biel, J. Ultra-fast charging station for electric vehicles with integrated split grid storage. In Proceedings
of the 17th European Conference on Power Electronics and Applications (EPE’15 ECCE-Europe), Geneva, Switzerland, 8–10
September 2015; pp. 1–11.
16. Shahir, F.M.; Babaei, E.; Farsadi, M. Voltage-lift technique based non-isolated boost dc-dc converter: Analysis and design. IEEE
Trans. Power Electron. 2018, 33, 5917–5926. [CrossRef]
17. Salvador, M.A.; Lazzarin, T.B.; Coelho, R.F. High step-up dc-dc converter with active switched-inductor and passive switched-
capacitor networks. IEEE Trans. Ind. Electron. 2018, 65, 5644–5654. [CrossRef]
18. Shahir, F.M.; Babaei, E.; Farsadi, M. Analysis and design of voltage-lift technique based non-isolated boost dc-dc converter. IET
Power Electron. 2018, 11, 1083–1091. [CrossRef]
19. Zhou, L.; Zhu, B.; Lou, Q.; Chen, S. Interleaved non-isolated high step-up dc/dc converter based on the diode-capacitor multiplier.
IET Power Electron. 2014, 7, 390–397. [CrossRef]
20. Pan, C.T.; Chuang, C.F.; Chu, C.C. A novel transformer-less adapt-able voltage quadrupler dc converter with low switch voltage
stress. IEEE Trans. Power Electron. 2014, 29, 4787–4796. [CrossRef]
